|
Apr 20, 2024
|
|
|
|
E E 516 - VLSI Design II Sequential system design, clock generation and clocking disciplines, design validation, sequential testing, standard cell layout, adders, ALUs, multipliers, high density memory, PLA design, floorplanning, I/O architecture, register transfer design, datapath control, highlevel synthesis.
Prerequisites Prereq: 515.
Credits: (4)
Lecture/Lab Hours 3 lec, 2 lab.
Add to Portfolio (opens a new window)
|
|